The smart Trick of atomic That Nobody is Discussing
The memory controller is barely in command of making sure that memory & cache on diverse processors stays consistent - if you compose to memory on CPU1, CPU2 would not be capable to examine another thing from its cache. It isn't its duty to make sure that they're each hoping to govern the identical details. There are several very low level Recommen